Serious problems with chip-level interconnects have plagued designers for several years. Copper and variations of interlayer dielectrics have lessened the concern at 130 and 90 nanometers, but ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback